%FILES%
usr/
usr/src/
usr/src/vendor-reset-r111.225a49a/
usr/src/vendor-reset-r111.225a49a/Kbuild
usr/src/vendor-reset-r111.225a49a/LICENSE
usr/src/vendor-reset-r111.225a49a/Makefile
usr/src/vendor-reset-r111.225a49a/README.md
usr/src/vendor-reset-r111.225a49a/dkms.conf
usr/src/vendor-reset-r111.225a49a/include/
usr/src/vendor-reset-r111.225a49a/include/vendor-reset-ioctl.h
usr/src/vendor-reset-r111.225a49a/src/
usr/src/vendor-reset-r111.225a49a/src/Makefile
usr/src/vendor-reset-r111.225a49a/src/amd/
usr/src/vendor-reset-r111.225a49a/src/amd/Makefile
usr/src/vendor-reset-r111.225a49a/src/amd/amd.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/ObjectID.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/amdgpu_atombios.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/amdgpu_atomfirmware.c
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/amdgpu_atomfirmware.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/amdgpu_bios.c
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/amdgpu_device.c
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/amdgpu_device.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/amdgpu_discovery.c
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/amdgpu_discovery.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/amdgpu_gfx.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/amdgpu_ttm.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/atom.c
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/atom.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/common_baco.c
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/common_baco.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/athub/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/athub/athub_1_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/athub/athub_1_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/athub/athub_2_0_0_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/athub/athub_2_0_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/athub/athub_2_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/athub/athub_2_1_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/athub/athub_2_1_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/bif/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/bif/bif_3_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/bif/bif_3_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/bif/bif_4_1_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/bif/bif_4_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/bif/bif_5_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/bif/bif_5_0_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/bif/bif_5_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/bif/bif_5_1_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/bif/bif_5_1_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/bif/bif_5_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/clk/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/clk/clk_10_0_2_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/clk/clk_10_0_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/clk/clk_11_0_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/clk/clk_11_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_10_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_10_0_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_10_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_11_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_11_0_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_11_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_11_2_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_11_2_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_11_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_12_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_12_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_6_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_6_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_8_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_8_0_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dce/dce_8_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dcn/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dcn/dcn_1_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dcn/dcn_1_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dcn/dcn_2_0_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dcn/dcn_2_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dcn/dcn_2_1_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dcn/dcn_2_1_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dcn/dcn_3_0_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dcn/dcn_3_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dcn/dpcs_3_0_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dcn/dpcs_3_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/df/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/df/df_1_7_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/df/df_1_7_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/df/df_1_7_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/df/df_3_6_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/df/df_3_6_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/df/df_3_6_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dpcs/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dpcs/dpcs_2_0_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dpcs/dpcs_2_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dpcs/dpcs_2_1_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/dpcs/dpcs_2_1_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_10_1_0_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_10_1_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_10_1_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_10_3_0_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_10_3_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_10_3_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_9_0_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_9_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_9_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_9_1_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_9_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_9_2_1_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_9_2_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_9_4_1_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gc/gc_9_4_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gca/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gca/gfx_6_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gca/gfx_6_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gca/gfx_7_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gca/gfx_7_2_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gca/gfx_7_2_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gca/gfx_7_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gca/gfx_8_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gca/gfx_8_0_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gca/gfx_8_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gca/gfx_8_1_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gca/gfx_8_1_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gca/gfx_8_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gmc/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gmc/gmc_6_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gmc/gmc_6_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gmc/gmc_7_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gmc/gmc_7_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gmc/gmc_7_1_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gmc/gmc_7_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gmc/gmc_8_1_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gmc/gmc_8_1_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gmc/gmc_8_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gmc/gmc_8_2_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gmc/gmc_8_2_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/gmc/gmc_8_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/hdp/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/hdp/hdp_4_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/hdp/hdp_4_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/hdp/hdp_5_0_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/hdp/hdp_5_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mmhub/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mmhub/mmhub_1_0_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mmhub/mmhub_1_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mmhub/mmhub_1_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mmhub/mmhub_2_0_0_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mmhub/mmhub_2_0_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mmhub/mmhub_2_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mmhub/mmhub_9_1_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mmhub/mmhub_9_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mmhub/mmhub_9_3_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mmhub/mmhub_9_3_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mmhub/mmhub_9_4_1_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mmhub/mmhub_9_4_1_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mmhub/mmhub_9_4_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mp/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mp/mp_10_0_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mp/mp_10_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mp/mp_10_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mp/mp_11_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mp/mp_11_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mp/mp_12_0_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mp/mp_12_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mp/mp_9_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/mp/mp_9_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbif/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbif/nbif_6_1_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbif/nbif_6_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/nbio_2_3_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/nbio_2_3_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/nbio_2_3_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/nbio_6_1_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/nbio_6_1_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/nbio_6_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/nbio_6_1_smn.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/nbio_7_0_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/nbio_7_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/nbio_7_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/nbio_7_0_smn.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/nbio_7_4_0_smn.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/nbio_7_4_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/nbio/nbio_7_4_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/oss_1_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/oss_1_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/oss_2_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/oss_2_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/oss_2_4_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/oss_2_4_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/oss_2_4_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/oss_3_0_1_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/oss_3_0_1_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/oss_3_0_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/oss_3_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/oss_3_0_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/oss_3_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/osssys_4_0_1_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/osssys_4_0_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/osssys_4_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/osssys_4_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/osssys_5_0_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/oss/osssys_5_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/pwr/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/pwr/pwr_10_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/pwr/pwr_10_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/rsmu/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/rsmu/rsmu_0_0_2_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/rsmu/rsmu_0_0_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma0/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma0/sdma0_4_0_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma0/sdma0_4_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma0/sdma0_4_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma0/sdma0_4_1_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma0/sdma0_4_1_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma0/sdma0_4_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma0/sdma0_4_2_2_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma0/sdma0_4_2_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma0/sdma0_4_2_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma0/sdma0_4_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma1/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma1/sdma1_4_0_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma1/sdma1_4_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma1/sdma1_4_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma1/sdma1_4_2_2_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma1/sdma1_4_2_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma1/sdma1_4_2_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma1/sdma1_4_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma2/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma2/sdma2_4_2_2_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma2/sdma2_4_2_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma3/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma3/sdma3_4_2_2_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma3/sdma3_4_2_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma4/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma4/sdma4_4_2_2_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma4/sdma4_4_2_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma5/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma5/sdma5_4_2_2_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma5/sdma5_4_2_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma6/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma6/sdma6_4_2_2_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma6/sdma6_4_2_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma7/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma7/sdma7_4_2_2_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/sdma7/sdma7_4_2_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_6_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_6_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_0_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_0_1_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_0_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_1_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_1_0_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_1_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_1_1_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_1_1_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_1_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_1_2_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_1_2_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_1_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_1_3_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_1_3_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_7_1_3_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_8_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_8_0_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smu/smu_8_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smuio/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smuio/smuio_11_0_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smuio/smuio_11_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smuio/smuio_12_0_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smuio/smuio_12_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smuio/smuio_9_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/smuio/smuio_9_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/thm/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/thm/thm_10_0_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/thm/thm_10_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/thm/thm_10_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/thm/thm_11_0_2_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/thm/thm_11_0_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/thm/thm_9_0_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/thm/thm_9_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/thm/thm_9_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/umc/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/umc/umc_6_0_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/umc/umc_6_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/umc/umc_6_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/umc/umc_6_1_1_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/umc/umc_6_1_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/umc/umc_6_1_2_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/umc/umc_6_1_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/uvd_3_1_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/uvd_3_1_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/uvd_4_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/uvd_4_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/uvd_4_2_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/uvd_4_2_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/uvd_5_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/uvd_5_0_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/uvd_5_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/uvd_6_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/uvd_6_0_enum.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/uvd_6_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/uvd_7_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/uvd/uvd_7_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vce/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vce/vce_1_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vce/vce_1_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vce/vce_2_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vce/vce_2_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vce/vce_3_0_d.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vce/vce_3_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vce/vce_4_0_default.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vce/vce_4_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vce/vce_4_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vcn/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vcn/vcn_1_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vcn/vcn_1_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vcn/vcn_2_0_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vcn/vcn_2_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vcn/vcn_2_5_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vcn/vcn_2_5_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vcn/vcn_3_0_0_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/vcn/vcn_3_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/wafl/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/wafl/wafl2_4_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/wafl/wafl2_4_0_0_smn.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/xgmi/
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/xgmi/xgmi_4_0_0_sh_mask.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/asic_reg/xgmi/xgmi_4_0_0_smn.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/atom-bits.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/atom-names.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/atom-types.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/atombios.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/atomfirmware.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/atomfirmwareid.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/discovery.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/navi10_ip_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/navi12_ip_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/navi14_ip_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/nbio_v2_3.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/nv.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/psp_gfx_if.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/smu_v11_0.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/smu_v11_0_ppsmc.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/soc15.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/soc15_common.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/soc15_hw_ip.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/vega10_inc.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/vega10_ip_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/vega10_ppsmc.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/vega20_ip_offset.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/include/vega20_ppsmc.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/navi10_reg_init.c
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/navi12_reg_init.c
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/navi14_reg_init.c
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/polaris_baco.c
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/polaris_baco.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/smu7_baco.c
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/smu7_baco.h
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/vega10_reg_init.c
usr/src/vendor-reset-r111.225a49a/src/amd/amdgpu/vega20_reg_init.c
usr/src/vendor-reset-r111.225a49a/src/amd/common.c
usr/src/vendor-reset-r111.225a49a/src/amd/common.h
usr/src/vendor-reset-r111.225a49a/src/amd/common_defs.h
usr/src/vendor-reset-r111.225a49a/src/amd/compat.c
usr/src/vendor-reset-r111.225a49a/src/amd/compat.h
usr/src/vendor-reset-r111.225a49a/src/amd/firmware.c
usr/src/vendor-reset-r111.225a49a/src/amd/firmware.h
usr/src/vendor-reset-r111.225a49a/src/amd/navi10.c
usr/src/vendor-reset-r111.225a49a/src/amd/polaris10.c
usr/src/vendor-reset-r111.225a49a/src/amd/vega10.c
usr/src/vendor-reset-r111.225a49a/src/amd/vega20.c
usr/src/vendor-reset-r111.225a49a/src/device-db.h
usr/src/vendor-reset-r111.225a49a/src/ftrace.c
usr/src/vendor-reset-r111.225a49a/src/ftrace.h
usr/src/vendor-reset-r111.225a49a/src/hook.c
usr/src/vendor-reset-r111.225a49a/src/hook.h
usr/src/vendor-reset-r111.225a49a/src/ioctl.c
usr/src/vendor-reset-r111.225a49a/src/ioctl.h
usr/src/vendor-reset-r111.225a49a/src/module.c
usr/src/vendor-reset-r111.225a49a/src/vendor-reset-dev.c
usr/src/vendor-reset-r111.225a49a/src/vendor-reset-dev.h
usr/src/vendor-reset-r111.225a49a/userspace/
usr/src/vendor-reset-r111.225a49a/userspace/.gitignore
usr/src/vendor-reset-r111.225a49a/userspace/Makefile
usr/src/vendor-reset-r111.225a49a/userspace/ucommon.c
usr/src/vendor-reset-r111.225a49a/userspace/ucommon.h
usr/src/vendor-reset-r111.225a49a/userspace/vendor-reset.c
